Heat removal and power delivery have become two major reliability concerns in 3D stacked IC technology. For thermal problem, two possible solutions exist: thermal-through-silicon-vias (TTSVs) and micro-fluidic channel (MFC) based liquid cooling. In case of power delivery, a highly complex power distribution network is required to deliver currents reliably to all parts of the 3D stacked IC while suppressing the power supply noise to an acceptable level. However, these thermal and power networks pose major challenges in signal routability and congestion. This is because the signal, power, and thermal interconnects are all competing for routing space. In this paper, we present a co-optimization methodology for the signal, power, and thermal interconnects for 3D stacked ICs based on design of experiments (DOE) and response surface method (RSM). The goal is to improve performance, thermal, noise, and congestion metrics with our holistic approach. We also provide in-depth comparison between T-TSV and MFC based cooling method and discuss how to employ DOE and RSM to best co-optimize the multi-functional interconnects simultaneously.
INTRODUCTION
Today, it is widely accepted that three-dimensional (3D) system integration is a key enabling technology and has recently gained significant momentum in the semiconductor industry. One of the core technologies, through-silicon-via (TSV), plays a vital role in 3D integration. TSVs provide high density connections between adjacent dies and allow stacking of processor dies with memory dies or stacking heterogeneous dies. In 3D stacked ICs, the average and the maximum distance between transistors are greatly reduced, which translates to significant savings on delay, power, and area [2] .
However, heat removal and power delivery have become two major reliability concerns in 3D stacked IC technology. Many efforts have been made to solve heat removal and power delivery concerns in the 3D stacked IC technology. Thermal management using thermal-TSVs (T-TSVs) has been proposed as a solution to the heat problem [3] . Also, liquid cooling based on micro-fluidic channels (MFCs) has been proposed as a viable solution to dramatically reduce the operating temperature of 3D stacked ICs [4] . With regards to power supply noise management, designers use a highly complex hierarchical power distribution network to deliver currents to all parts of the 3D stacked IC while simultaneously suppressing the power supply noise to an acceptable level. These so called silicon ancillary technologies, however, pose major challenges to routing completion and congestion because these large interconnects need to be routed together with billions of smaller signal interconnects. Since these interconnects interact in a complex manner, optimizing one after another may lead to local optimal designs. Thus, co-optimization of these interconnects with a holistic approach is highly called for.
The major contributions of this work are as follows:
• To the best of our knowledge, this is the first work that compares the effectiveness of T-TSV and MFC based liquid cooling for 3D stacked ICs. We demonstrate the strengths and weaknesses of these two thermal management techniques.
• We compare 2D vs. 3D design characteristics with a real processor design and demonstrate the need for more powerful thermal management techniques for 3D stacked IC designs.
• We show how to co-optimize signal, power, and thermal interconnect geometries using the methods of Design of Experiments (DOE) and Response Surface Methodology (RSM). We show how to deploy DOE and RSM to efficiently cooptimize the multi-functional interconnects for high performance and reliable 3D stacked IC designs.
The remainder of this paper is organized as follows: In Section 2, routing requirements and ways of computing metrics of the three kinds of interconnects are discussed. Section 3 discusses the details Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. of DOE and RSM. Experimental results are presented in Section 4, followed by the conclusions in Section 5.
THERMAL, POWER, AND SIGNAL IN-TERCONNECTS

Thermal Interconnect
3D stacked ICs bring several challenges in thermal management. By stacking layers, the power consumption per unit footprint area is significantly increased. In addition, the interior layers of 3D stacked ICs are thermally detached from the heat sink. Heat transfer is further restricted by the interlayer dielectric with low thermal conductivity and oxide-based bonding layers. Figure 1 shows two possible solutions to the thermal problem.
Thermal-Through-Silicon-Vias
One way to dissipate heat in 3D stacked ICs is to insert T-TSVs in white spaces. T-TSVs do not provide any electrical or routing functionality. They are primarily inserted to help decrease the silicon temperature by lowering the inter-layer thermal resistance, hence providing more thermally conductive paths to the heat sink. T-TSVs are assumed to have the same dimensions as signal TSVs, yet they go through the entire die (via-last TSVs), unlike signal TSVs, as shown in Fig. 1 (a) . Previous works considered T-TSV insertion during floorplanning [10] , placement [5] , and routing [3] . In our case, we perform T-TSV insertion after signal routing. This ensures that T-TSVs do not act as obstacles during signal and power/ground (P/G) routing.
Our thermal analysis is based on the finite element analysis, where the entire 3D stacked IC is modeled with a 3D thermal mesh structure. To calculate the thermal conductivity of each thermal tile, we calculate the area ratio of copper to silicon. After global placement and routing phases are completed, we estimate the area available for T-TSV insertion. For this, the contents of each global placement and routing grid are projected onto the x-y plane and the following equation is used:
Here, A white is grid white space, A ttile is thermal tile area, Awire is estimated wire area, Astsv is signal TSV area, Apgtsv is P/G TSV area, Agate is placed gate area, and Aov is overlap area. The overlap area consists of the overlap between x-and y-direction wires as well as between wires, signal TSVs and gates.
We assume an area ratio of T-TSV to decoupling capacitor (decap) for the given white space. For instance, if the ratio chosen is 70%, T-TSV area is 70% of the white space, and 30% is used for decap which help in power noise reduction. Thereafter, the thermal conductivity of a thermal tile is calculated as follows:
Here, ARTSV is the area ratio of total TSVs (signal, P/G, and thermal) in the tile. In order to obtain the temperature distribution, we solve the following matrix equation: G·T = P , where G is thermal conductance matrix calculated from k tile , T is temperature vector, and P is power vector.
Micro-Fluidic Channels
Unlike conventional air-cooled heat sinks or T-TSVs, liquid cooling using MFCs offer a much larger heat transfer coefficient and chip-scale cooling solution. MFCs can be fabricated on the bulk side of silicon dies, enabling rejection of heat from every layer efficiently. To analyze the thermal performance of MFC cooling for 3D stacked ICs, we run numerical simulations.
The on-chip thermal network is composed of fluidic TSVs, manifolds and MFCs. We assume that all the fluidic TSVs and manifolds are located outside the core region. Since we focus on the core region, only MFCs are considered for the analysis. The coolant pump and the heat exchanger are assumed to be off-chip.
TSVs, especially P/G TSVs, should not touch any MFCs. MFCs are wide (around 60μm) and decrease the routing capacity of signal TSVs quite considerably (see Fig. 1 (b) ). Furthermore, dies with MFCs are thicker than the ones without MFCs. Given a TSV aspect ratio (= TSV height to TSV diameter), thick dies lead to a larger TSV diameter and a lower TSV density. Thus, it is desired to optimally design the width and the depth of MFCs along with the dimensions of signal and power TSVs.
Power Interconnect
In a 3D stacked IC, power is fed from the package through power I/O bumps distributed over the bottom-most die, and travels to the upper dies using P/G TSVs. The P/G net structure in [8] is used in this work. P/G TSVs are placed regularly in a dual mesh structure, and each P/G TSV has a co-located P/G I/O bump on the bottom side of the chip. The pitch between two power TSVs is predefined (200μm) and the same pitch is used for all layers. The diameter of P/G TSVs is around 10μm. On Metal 7 and 8, P/G wires are globally distributed. Thick wires have 10μm width and connect P/G TSVs. Between two thick wires, 10 thin wires are placed. The remaining space is used for signal wires. In our 3D stacked IC structure, each P/G TSV pierces through the entire stack for efficient vertical power delivery (see Fig. 1 ). Thus, no gates can be placed and no wires can be routed at the P/G TSV locations. For the placement tiles with pre-placed P/G TSVs, the placement tile capacity is decreased by a large amount, and the corresponding routing tile has decreased signal routing capacities in x-, y-, and z-directions. To reduce power noise analysis time, we used the techniques in [8] .
Signal Interconnect
We perform global routing for signal interconnects. The reason for global routing, instead of detailed routing, is to obtain quick but reasonably accurate pictures of routing congestion so that we can use them in our co-optimization flow. For the signal wires, Objects are drawn to scale based on our default setting. P/G thin wires are not shown. we use the metal interconnect dimensions similar to the ones in the 45nm technology library from North Carolina State University [9] . We assume that TSV integration scheme is via-first, and the TSV aspect ratio is 30:1. High TSV aspect ratios of more than 30:1 were demonstrated in [1] . For thick dies, a high TSV aspect ratio is needed to handle many die-to-die interconnects. Figure 1 shows the side view of dies with T-TSVs and MFCs. In both cases, the diameter of signal TSVs is set to a minimum to accommodate as many connections as possible. In contrast, the diameter of P/G TSVs is 10μm. Figure 2 shows the global routing tile objects. We fix the width of our routing tile to 20μm. Note that some tiles are fully occupied by MFCs and thus are not routable in z-direction. Since the size of a P/G TSV is comparable to that of a routing tile, the tiles that contain P/G TSVs have significantly lower x-, y-, and z-direction routing capacities. Also note that TSVs are much larger than global wires, making them significant routing obstacles in 3D stacked ICs with MFCs.
For each global routing tile, there are x-, y-, and z-direction routing capacity values. x-and y-direction capacity represents available routing space in metal layers, while z-direction capacity is for signal TSVs. The routing capacity values are calculated as in [8] .
DESIGN OF EXPERIMENTS
DOE has been used for many science and engineering applications. It has been proven to be effective and efficient when optimization is desired for complex systems with multiple input factors. It provides a well-organized way of performing experiments so that we can use the experimental results to find meaningful relations among input factors and responses and optimize the system. 
Overall Design Flow
Overall design flow is summarized in Fig. 5 . We start with defining the design knobs (= input factors) and the metrics (= responses). Our single experiment is equivalent to performing gate-level global placement and routing, where we first perform gate-level partitioning and placement, followed by routing MFCs, P/G nets, and signal nets. Then T-TSVs may be inserted. We evaluate the metrics of interest and complete the current experiment. Once all the experiments are performed, we construct response surfaces and use them to obtain optimal design solutions. Table 7 shows our design knobs, and Table 8 shows our assessing metrics. We assume all MFCs have the same width and the same pressure drop.
Designing the Experiments
We used the Model-Based Calibration Toolbox in MATLAB to design the experiments. Since we expected more complex responses than quadratic ones, we did not use classical designs such as central composite or Box-Behnken. Stratified Latin Hypercube is selected from space filling design styles. The number of design points to experiment is determined based on the response model equation as well as the number of input factors and their ranges. We decided to generate 30 design points for Case Study I (= cooling with T-TSVs), and 50 design points for Case Study II (= cooling with MFCs). Since MFCs should not contact with P/G TSVs, we applied the following constraint onto the design space for Case Study II: WMF C + DPGTSV + 2 · SPmin ≤ PPGTSV /2. Here, WMF C is MFC width, DPGTSV is P/G TSV diameter, SPmin is the minimum spacing between MFC and P/G TSV, and PPGTSV is P/G TSV pitch. We divide P/G TSV pitch by 2 to get the distance between a power and a ground TSV (see Fig. 2 ). For the designs that satisfy this equation we can place MFCs so that they do not touch P/G TSVs. As a result, eight design points were removed from the experiment for Case Study II. In addition, four random design points for model validation were generated for each case study. The experimental results of the validation design points were used to see how the models predict unseen design points.
Enhancing Response Model Accuracy
Determining model equations is based on regression analysis. Only two significant axes per response are shown. Response surface models can be expressed in multivariate polynomial equations. We estimate the coefficients such that the response equation fits the data in optimal way. The goodness-of-fit of a model can be tested with such statistics as root mean squared error (RMSE), prediction error sum of squares RMSE (PRESS RMSE) and the coefficient of determination (R 2 ). We chose hybrid radial basis functions (RBFs) as our model class. A hybrid RBF model is composed of a polynomial model and an RBF network model to consider both linear and nonlinear behaviors. We tried four kinds of RBF kernels: multiquadric, recmultiquadric, thin-plate, and linear. The accuracy of the response surface equations is important because we use them in the optimization process. As a starting point, linear part was set with a polynomial of order 3 for main factors and order 2 for interaction factors. The RBF kernel that we first tried was multiquadric.
We observed that on the corners of the region of interest, the model error is relatively higher. Thus, eight design points at corners of region of interests were added for the T-TSV case, and 16 design points were added for the MFC case. A comparison of power noise response surfaces before and after adding corner design points is shown in Fig. 6 . Since increasing P/G thin wire ratio and P/G TSV diameter decreases power noise in general, we can judge that adding corner points improved the model accuracy. In the optimization process the model may find a better solution by avoiding a false optimum points around corners. We also observed that increasing the order of main factors may improve the model accuracy. Table 9 shows the impact of model order on the accuracy of the maximum silicon temperature. Increasing model order generally results in increased R 2 and decreased RMSE. However, the model prediction error, PRESS RMSE, does not decrease monotonically with increased model order. Moreover, the validation RMSE is the minimum when the model order is 7. A model with too high a polynomial order and too many parameters may have lower prediction capability for unseen design points, 
Ratio between T-TSV and decap
For given white space, we change the area ratio between T-TSV and decap. 0 means no T-TSV and all decap, and 0.9 means 90% T-TSV and 10% decap.
MFC width
Given a pressure drop between inlet and outlet, a wider MFC means higher mass flow rate and better cooling capability.
MFC pressure drop
The pressure drop between inlet and outlet of MFCs affects the mass flow rate and cooling capability.
P/G TSV diameter
With the given die thickness, the diameter of a P/G TSV determines the RLC parasitics. We change the diameter to understand the possible tradeoff between power noise and other metrics. P/G thin wire ratio This is the ratio between P/G thin wires and signal wires on metal layer 7 and 8.
although it follows the known design points very closely and has very low RMSE. This is known as the over-fitting problem. We can judge how well the model behaves by comparing RMSE to PRESS RMSE. When the gap between these two was higher than 3 times, we observed the over-fitting phenomena frequently. Each response had a different optimal polynomial order.
In addition, several kinds of RBF kernel functions were tested. Which RBF fits the best is highly dependent on the input data. We carefully determined each RBF function per metric, considering R 2 , RMSE, PRESS RMSE, and validation RMSE. Table 10 shows the comparison of models with different RBF kernels for maximum arrival time in Case Study I. For this metric, recmultiquadric is the best in terms of R 2 and validation RMSE.
Design Optimization
With multiple assessing metrics and design constraints, there can be several optimization scenarios. To consider multiple metrics at once, each of the metrics under consideration is normalized to [0, 1] and forms a partial cost. Then, we combine them into a single desirability function which we call Cost. Using optimization algorithms such as nonlinear programming or genetic algorithm, we find the optimal design point with minimum Cost. The maximum arrival time from timing analysis determines the maximum clock frequency. We try to minimize this to maximize performance. Max. Si temp.
EXPERIMENTAL RESULTS
Experimental Settings
The performance of transistors degrades with higher temperature. We want this below 85 • C.
Max. power noise
The maximum power noise in the entire power grid should be less than power noise margin.
Coolant pump power
The coolant pump requires power to provide fluid through MFCs. This is considered in planning the system power budget. We implemented our design package in C++/STL and MAT-LAB. The simulations were executed on a 64-bit Linux server with two quadcore Intel Xeon 2.5GHz CPUs and 16GB main memory. Our default technology and setting parameters are shown in Table  1 . As an input circuit, we synthesized a RISC processor circuit named OpenRISC (or1200) from OpenCores [6] using Synopsys Design Compiler and a 45nm technology library [9] . The synthesized circuit had about 330K gates and nets.
To obtain the power map, the switching activity of each gate was assigned uniformly at random between 0 and 0.8. The power map was generated after timing analysis stage, and fed into the thermal analyzer and the power noise analyzer. For T-TSV case, the thermal analyzer was written in C++/STL and the runtime was about 5 minutes. In case of MFC, the thermal analyzer was written in MAT-LAB. We used the thermal simulation method in [7] . The runtime was about 3 minutes.
For power noise analysis, the power consumption at each grid location was modeled as a current source. To determine the decap area ratio at each power tile, for T-TSV case, we calculated the decap size as described in Eq. (1). For MFC case, we calculated the white space per tile, and assumed that 80% of the white space is used for decap. The gate oxide thickness used for decap size calculation was 1nm, and the inductance and the resistance of package pins were 0.3nH and 3mΩ, respectively. We assumed that 1/8 of each layer in the entire stack is turned on at once, and the rise time of the current profile was set to 5ns. After the power noise simulation, we gathered the peak power noise voltage for each grid. The runtime of a power noise simulation was about 1 minute. Table 2 shows the comparison of a 2D design with 3D designs (2 dies and 4 dies). We set the chip size so that each case has about the same total silicon area. As a result, footprint area becomes smaller with more dies in 3D. In addition, total wirelength becomes shorter as well. With increased number of dies, congestion in x-and y- direction decreases because less number of gates are on a die. Note that wirelength and congestion are also significantly dependent on the quality of placement and routing algorithms. Maximum arrival time also decreases with increased number of dies, but not so much between 2 die and 4 die case. A big problem with 3D designs is elevated maximum temperatures. With 4 dies, the bottom die has very long heat dissipation path to heat sink, leading to very high temperature. Since the resistivity of metal wires increases with higher temperature, the wire delay also increases. Thus, the maximum arrival time did not decrease much in 4 die case, despite shorter wirelengths. The maximum silicon temperatures of 3D designs are too high, and we may have to reduce the clock frequency to lower the temperature. Hence thermal solutions are crucial for 4 die designs to be practical. The total power consumptions were similar for all cases, however maximum power noise was the highest in 2D case. This is partly because the size of power switching region per die is smaller with increased number of dies. Spreading one big switching region into dies may help decrease maximum power noise level. Table 3 shows the congestion, thermal, and power noise comparison for three cases: baseline, T-TSV, and MFC. No T-TSVs or MFCs are used in the baseline. Compared to the baseline, MFC reduced the maximum temperature by 56%. However, MFC requires an expansion of the footprint by 44% due to z-direction congestion. The last column shows the results for the baseline, where the footprint is expanded to match that of MFC case. This show that the increase in footprint was responsible for about 19% decrease in temperature. In comparison, T-TSVs decreased the maximum silicon temperature by only 9%, which is small compared to a previous work [5] , where silicon-on-insulator (SOI) was assumed. Since the insulator has very low thermal conductivity, inserting T-TSVs must have increased thermal conductivity of layers much. However, in this work we assumed bulk silicon layers that already have good thermal conductivity. Thus, inserting T-TSVs did not decrease the maximum temperature dramatically.
Comparison of 2D and 3D Designs
Comparison of T-TSV and MFC
In the MFC case, the z-direction congestion is more severe than the other two cases. This is due to thicker dies and larger diameter signal TSVs which constitute about 30% of the chip area. Also, the maximum power noise increased by 81% compared to the baseline. The space for decap insertion decreased, and P/G TSVs have larger parasitics with thicker dies, thus power noise increased much. The last column shows that the increase in wirelength in MFC case is not significant. In comparison, congestion and total wirelength for T-TSV case are the same as the baseline because T-TSVs are inserted after signal routing.
Case Study I: Optimization with T-TSV
In this case study, we show how to utilize DOE to co-optimize the T-TSV, P/G interconnect, and signal wires. We allow (1) the ratio between T-TSV and decap to vary in [0, 0.9] range (continuous), (2) P/G TSV diameter (μm) to be set to 5, 10, or 15 (discrete), and (3) P/G thin wire ratio to vary in [0.2, 0.8] range (continuous). Table 4 shows the summary of models for responses. We found the best models as described in Section 3.3. Since the values of PRESS RMSE are not much higher than those of RMSE, the response surfaces are not over-fitted. All the models have R 2 very close to 1, which means most of the design points can be fitted by the models used for response surfaces. Compared to RMSE, validation RMSE confirms that the model predicts the unseen design points very well. Figure 3 shows the response surfaces of all metrics. For each metric, we show the two input factors that are the most influential. For total wirelength, the most significant knob was P/G TSV diameter. In case of maximum arrival time and power noise, P/G TSV diameter and P/G thin wire ratio were the major factors. For maximum silicon temperature, the most influential input factor was the ratio between T-TSV and decap.
Response Surfaces
Correlations Among Knobs and Metrics
Total wirelength gets shorter with smaller P/G TSV diameter. This is due to the signal wire congestion around P/G TSVs. The maximum arrival time showed a rather complex response surface, although the maximum arrival time is larger with bigger P/G TSV diameter, which seems reasonable because the wirelength is longer. Maximum silicon temperature dropped sharply when the ratio between T-TSV and decap increased from 0 to 0.2, yet the slope decreased after the ratio of 0.2. Maximum power noise decreased with higher P/G thin wire ratio. Larger P/G TSV diameter also helped decrease power noise a little.
Optimization and Results
With the response surface models, the Cost function was formed and minimized. In this case study, we solve the following problem: minimize the combined cost (= CostI ) under 100% routability constraint. We ensure the routability by performing global routing as well as by checking congestion values. We want to minimize total wirelength, maximum arrival time, maximum silicon temperature, and maximum power noise. The following is used to evaluate the solution:
Here, C * wl , C * at , C * st , and C * pn denote normalized total wirelength, maximum arrival time, maximum silicon temperature, and maximum power noise costs, respectively. Then, with the optimum design settings, we run the experiments to see the actual result of the optimal design. We compare the following three cases: baseline -For comparison, we made the baseline setting with the input factors set as follows: T-TSV ratio = 0.5, P/G TSV diameter = 10μm, and P/G thin wire ratio = 0.5. DOE-predicted -This is the optimal design by the response models. DOE-actual -This is the actual result obtained from experimenting the optimal setting in DOE-predicted. Comparison between DOE-predicted and DOE-actual reveals the accuracy of the model prediction. Table 5 shows the knob settings obtained from the three cases as well as the comparison of design results. Compared to the baseline, DOE method found a better solution with about 19% less CostI . Since the partial costs such as Cost * wl are normalized, CostI looks much decreased. The reduction of maximum silicon temperature is small due to the inefficiency of T-TSVs. P/G thin wire ratio increased to around maximum because it decreased power noise and did not exacerbate other metrics. Comparing DOE-predicted and DOE-actual, we see that the DOE prediction was quite accurate on all metrics. The error between DOE-predicted and DOE-actual per response was less than 1%, except for maximum power noise which had around 2.6% error. The baseline setting was already good, and DOE did not improve the design much.
Case Study II: Optimization with MFC
In this case study, we use DOE to co-optimize thermal interconnect (= MFC), P/G interconnect, and signal wires. We allow (1) Table 4 shows the summary of models for responses. As shown in the table, each response has its best RBF kernel. We can check that the response surfaces are not over-fitted by comparing PRESS RMSE to RMSE. All the models have R 2 very close to 1. Validation results seem good enough. Figure 4 shows the response surfaces of all metrics. MFC width and P/G TSV diameter were dominant factors on total wirelength. In case of the maximum silicon temperature, the most influential input factors were MFC width and MFC pressure drop. The maximum power noise was affected mostly by P/G thin wire ratio and P/G TSV diameter. The pump power was mostly affected by MFC width and pressure drop.
Response Surfaces
Correlations Among Knobs and Metrics
Total wirelength increased with larger MFC width, due to detours with z-direction congestion coming from MFCs. Larger P/G TSV diameter also increased the total wirelength, due to the detours with x-and y-direction congestion around T-TSVs. The maximum silicon temperature decreased with increased MFC width and pressure drop. When MFC width is smaller, higher MFC pressure drop decreased maximum silicon temperature more. Maximum power noise gets decreased with higher P/G thin wire ratio and P/G TSV diameter, which is the same relation as in Case Study I. Pump power gets increased with larger MFC width and pressure drop, because more fluid per unit time flows through MFCs.
Optimization and Results
In this case study, we solve the following problem: minimize the combined cost (= CostII ) under 100% routability constraint and less than 0.1W pump power. We want to minimize total wirelength, maximum silicon temperature, and maximum power noise. The maximum pump power is set at 0.1W , which is around 3% of the chip power consumption. We put the pump power constraint into the optimization engine, and with the pump power response model the optimization engine prunes the regions with pump power ≥ 0.1W . The following is used to evaluate the solution: CostII = 3 C * wl · C * st · C * pn . Here, C * wl , C * st , and C * pn denote normalized total wirelength, maximum silicon temperature, and maximum power noise costs, respectively.
We made the baseline setting with the input factors set as follows: MFC width = 60μm, MFC pressure drop = 140kP a, P/G TSV diameter = 10μm, and P/G thin wire ratio = 0.5. Table 6 shows the knob settings obtained from the three cases as well as the comparison of design results. Compared to the baseline, DOE method found a better solution with about 32% less CostII. MFC width was increased to lower the maximum silicon temperature. MFC pressure drop was increased as well, but not to the maximum level because of the pump power constraint. P/G TSV diameter and P/G thin wire ratio were increased to maximum to decrease the maximum power noise level. Maximum silicon temperature and maximum power noise decreased at the expense of increased total wirelength. We improved the baseline noticeably on thermal and power noise. The DOE prediction was again quite accurate on all metrics. The error between DOE-predicted and DOE-actual per response was less than 1%. We can say that the optimized design with DOE and RSM is a good quality solution in terms of CostII. However, considering the model error, we may find a better solution by a local search around the DOE-predicted optimal point.
CONCLUSIONS
In this paper, we presented a co-optimization study of three types of interconnects in 3D stacked ICs: signal, power, and thermal interconnects. The effectiveness of the optimization based on DOE and RSM was demonstrated for the cooling with T-TSVs and MFCs. Carefully tuned response surface models led to reliable optimization results. These models can be reused if the optimization goal is changed by system designers.
Inserting T-TSVs does not incur z-direction congestion much, yet it may not solve the thermal problem effectively. On the other hand, MFCs can bring down die temperature to an acceptable level, however z-direction congestion may lead to a larger chip. Designers should understand trade-offs when adopting these techniques into 3D stacked ICs.
